This paper describes the design of a flexible Direct RF Sampling based GNSS receiver as well as its use for the verification of jitter effects on various performance metrics. The proposed architecture allows the sampling and the real-time digital signal processing of real GNSS signals. The analysis of the measurements obtained from this system validates theoretical formulations from which the sampling jitter limit is established in order not to impact the GNSS signal's detection.
Introduction
Over the last decades, numerous governments invested a great deal of efforts and funds in designing, launching and operating complex Global Navigation Satellite Systems (GNSS). Since the first experimental Global Positioning Satellite (GPS) satellite was launched in 1978 by the United States of America (USA), many countries decided to join the race and are currently trying to gain independent access to global satellite navigation by launching their own satellite constellation system. Russia was the second country to design such a system, called GLONASS, and recently enhanced its constellation with its latest launch at the end of 2011 [1] . The European Union is also developing its own constellation and currently has two satellites deployed in orbit and they are going through their commissioning phase [2] . The latest to join the race is the Compass system, designed by China, which is currently ahead of the Galileo program, with eleven spacecrafts launched as of April 2012 [3] .
Basically, the navigation signals transmitted by those systems follow the same trilateration positioning principles as the GPS but they differ in terms of signal definition (frequency, bandwidth and modulation). These differences result in GPS receivers' design (RF front-end and digital signal processing) not being fully compatible with the other systems. On the other hand, users are looking for higher precision, better satellite visibility, greater integrity and more robustness. The combination of the various GNSS signals in a single GNSS receiver can help satisfy the users' needs to some extent. Therefore, the logical step is to design a universal GNSS receiver that could receive and process the signals from various satellite navigation systems. However, one limitation in the design of a universal GNSS receiver is the RF front-end, which may be complex and/or technically limited for covering all potential GNSS bands and signals. Furthermore, the sensitivity of the RF front-end is essential in several applications using high sensitivity receivers.
The objective of this paper is twofold. First, a prototype using Direct RF Sampling (DRFS) is proposed as a first step towards a universal GNSS receiver. A wideband RF front-end first amplifies and filters the GPS signals, which are later sampled by a high-speed analog-to-digital converter. The signals are then down-converted and filtered further in the digital domain and then sent to a custom GPS receiver. This GNSS receiver, to be referred to as the RxGNSS hereafter, performs the data demodulation required to find the Position, Velocity and Time (PVT) navigation solution. It was designed and built during previous studies at the LACIME laboratory of ÉTS as described in [4] .
The first published work on DRFS that applied to the GPS dates back to 1994 [5] but the results were limited by the available sampling and processing technologies. Since then, many authors developed the concept, such as [6] [7] [8] [9] , proposing DRFS prototypes for GNSS signals along with detailed studies using post-processed data. In [6] , Thor and Akos describe a DRFS prototype to capture both the GPS L1 C/A and the GPS L3 nuclear detection signal at 1381.05 MHz. The sampling frequency used is 73.45 MHz and an FPGA processes the data and transfers it to a PC for post-processing. The prototype described in [9] , similar to the one proposed in this paper, is one of the most advanced since it captures both the GPS L1 C/A, L1 P(Y) and L2 P(Y) signals. The prototype samples the GPS signals at a frequency of up to 99. 23 MHz and stores the data on a PC in order to proceed with acquisition and tracking using a Matlab TM based software receiver.
The Direct RF sampling prototype presented herein represent a significant step forward compared to previous work as it is the first one reported to have the capability to process the data in real-time. This is accomplished both in the RF front-end using an FPGA and in the RxGNSS software receiver as described in Section 3. Furthermore, the sampling frequency used for the proposed prototype is tripled when compared to that of the one of [9] , for instance. Even though this increase is not necessarily required for the GPS L1 C/A signal, it demonstrates the feasibility of such a high sampling frequency in the context of a real-time DRFS receiver. Both improvements are of high interest for multiband GNSS receivers as well as several mass market applications, including personal mobiles devices, which usually capture multiple services at different frequencies (UMTS, WIFI, Bluetooth, GPS, etc.).
The details of the Direct RF Sampling technique are presented in Section 2 and the practical implementation is detailed in Sections 4 and 5 for the RF and the digital architectures respectively. The prototype description provides a better understanding of the design drivers to focus on in order to limit as much as possible jitter influence on the GNSS signals.
Second, the specific effects of the sampling jitter are studied for the designed prototype. The question of the jitter limits for a DRFS receiver for GNSS is well described in many past publications, including [10] [11] [12] . In the latter, Dempster and Bilal define a maximum allowable jitter for a BPSK signal sampled using a DRFS architecture. The theoretical analysis of [12] , from which a mathematical model is derived in Section 3 for the proposed prototype, is a fruitful contribution providing guidelines to design a DRFS architecture. In the model of [12] , the limit itself is selected based on an educated guess about the effect of the jitter compared to the effect of thermal noise on the receiver's positioning accuracy. However, the paper, along with other publications on the subject, does not present experimental data to validate the analysis. An interesting experimentation is presented in [7] , in which the jitter analysis of [12] is summarized and the resulting guideline is used to design a DRFS proto-type to capture the GPS L1 C/A signal. The performance of this prototype is compared to a classical super-heterodyne front-end using navigation data bits inphase and in-quadrature samples. Two different sampling clocks are used to assess the jitter effect but the actual sampling jitter limit is not experimentally studied.
The DRFS prototype proposed in this paper allows, for the first time, the capture of experimental data with a variable sampling jitter below, around and above the theoretical limit set by [12] . Indeed, in Section 6, the jitter effects are evaluated using real time GPS signals in order to demonstrate the validity of the limit, taking into account the specificities of the DRFS prototype as described in Section 3. This validity was previously accepted based on the theoretical studies only but the data gathered by the proposed prototype brings a concrete demonstration that the limit is sufficient for Direct RF Sampling GNSS receivers.
The Direct RF Sampling Technique

GNSS Receivers Architecture
The commonly used approach for a GNSS receiver RF front-end is to employ a super-heterodyne architecture which down-converts each one of the satellite's signals bands with a different Local Oscillator (LO) prior to sampling, thus requiring one RF front-end per GNSS signal's band. Figure 1 shows this super-heterodyne architecture for the reception of two GNSS signals in two distinct frequency bands.
As the number of signals grows when new GNSS signals become operational, this traditional approach rapidly increases the complexity, mass and power consumption of future GNSS receivers. An elegant solution to this problem is to use a technique called Direct RF Sampling, or DRFS, as described in Figure 2 and in [7] . This technique eliminates the analog frequency down-conversion, but instead performs a direct sampling of a wide frequency bandwidth from the RF spectrum and converts the useful information to baseband frequency in the digital domain. The frequency down-conversion is realized with digital circuits using an FPGA (Field Programmable Gate Array), for instance. Thus, by carefully selecting the sampling frequency, one can sample many signals simultaneously with a single RF front-end. Note that this approach also has drawbacks, such as the need for a higher sampling frequency with higher power consumption, a larger sampled bandwidth leading to faster digital processing, and more sensitivity to sampling jitter. No published work presents a real-time processing architecture tightly coupled with a GNSS receiver. We thus present for the first time a real-time DRFS prototype using commercial off-the-shelf technology to overcome the DRFS hardware obstacles, including the analog-to-digital converter (ADC). This first DRFS prototype is limited to the higher end of the GNSS spectrum, which contains the widely used GPS L1 Coarse Acquisition (C/A) signal as well as current and future signals from other constellations as shown in 
Band-Pass Sampling
When an up-converted frequency band is sampled, the sampling process is called band-pass sampling [13] . In fact, when multiplied by the sampling clock signal, the information bandwidth is replicated (through the aliasing principle) at integer multiples of the clock fundamental frequency (f s ), thereby theoretically creating an infinite number of replicas of the information band in the frequency domain. Assuming a proper choice of the sampling frequency, one of these replica falls within a bandwidth below the sampling clock frequency divided by 2 (f s /2), and therefore is effectively being down-converted to an intermediate frequency (f IF ) below f s /2. Through this sampling process, this replica is also converted from the analog domain to the digital domain by the ADC.
However, care must be taken in the choice of the sampling frequency in order to avoid overlapping negative and positive replicas of the information bandwidth. Bandpass sampling being highly non-linear, the process of finding a valid sampling frequency may be time consuming. Many articles describe algorithms that calculate the minimum sampling frequency for an arbitrary information band such as [8, [14] [15] [16] .
In [17] , Choe and Kim propose a programmable algorithm to find a valid sampling frequency for a variable number of non-contiguous information bands. We have implemented this algorithm in a Matlab TM function to calculate all the valid frequency ranges that are appropriate for the sampling of the G1 and the G2-5 bands. The following criteria were also considered for the sampling frequency (f s ) selection: 1) f s > 200 MHz (the minimum clock frequency of the ADC), 2) f s = n × f RxGNSS , where f RxGNSS is the sampling frequency currently used in the RxGNSS and n is an integer. The goal is to keep any selected f s value being a multiple of the RxGNSS sampling frequency already in use in order to simplify the decimation process.
When considering the G1 band only, the algorithm finds many valid sampling frequency ranges but the first one meeting the two criteria above is 300 MHz. This is the sampling frequency used in the present DRFS prototype. If both the G1 and the G2-5 bands are considered together, there is no valid sampling frequency lower than approximately 1073 MHz. The two constraints above then bring this frequency up to 1080 MHz. This high sampling frequency represents an important challenge for the DRFS front-end design since both the ADC and the digital signal processing that follows need to cope with very high speed digital signals. Firstly, the ADC samples the signal at a much higher frequency, resulting in a significant increase in terms of jitter sensitivity as described in Section 3, thus leading to tighter requirements for the overall system jitter. Secondly, the digital signal processing design must take into account both a greater quantity of signals to process and a higher sampling rate for each of them. Indeed, the digital down-conversion and filtering chain, which is described in Section 5, has to be duplicated for each of the center frequencies listed in Table 1 and Table 2 . Finally, the power consumption related to such a system is significantly higher than that of the proposed prototype running at 300 MHz. For these reasons, the first DRFS front-end prototype is designed only for the G1 band to demonstrate the concept and is a first step towards a multi-band GNSS software receiver.
This being said, to reduce the required sampling frequency, the RF front-end architecture could be modified to allow quadrature bandpass sampling [18] . Indeed, Dempster [18] recently demonstrated that implementing such a sampling scheme could lead to a sampling frequency reduction of up to 9% when compared to the standard bandpass sampling architecture. More importantly, his method provides up to four times more valid sampling frequencies [18] . The latter result is of prime interest for practical implementation of a DRFS system since, as described above, other engineering related constraints have to be taken into account when selecting the sampling frequency.
Focusing on the 300 MHz prototype, it may be shown in [17] that the down-converted information replica that falls below f s /2 is centered at the inFtermediate frequency f IF determined by f IF = f c − m·f s , with f c being the center frequency of the RF signal prior to sampling and m being a coefficient that represents the number of information replicas between f IF and f c inclusively. For example, with the bandpass sampling of the GPS L1 band (centered at 1575.42 MHz) using a 300 MHz sampling frequency, the RF signal as seen by the ADC is the 5 th replica of the down-converted signal, thus implying a down-conversion of the RF signal's carrier center frequency by a shift of 5 × 300 MHz, i.e. down to 75.42 MHz.
Jitter Effects and Analysis
The use of a very high sampling frequency allows the analog to digital conversion of a very wide bandwidth. However, the drawback is a high sensitivity to sampling jitter, or phase noise if considered in the frequency domain, which is a critical aspect in satellite positioning techniques. In the time domain, sampling jitter is a measure describing the random variation of the period of a periodic signal over time. Indeed, there is an unavoidable uncertainty in the exact moment when a periodic signal will start another cycle.
In a system using analog-to-digital conversion, jitter arises from two sources: the sampling clock and the ADC itself. The sampling clock is usually supplied by a Phase Locked Loop (PLL) circuit and both the reference oscillator and the PLL design parameters (division factors) are responsible for the sampling clock jitter [19] . Within the ADC, thermal noise is responsible for generating extra jitter and limiting the number of usable bits of the ADC [20] . The jitter from the two different sources are combined in a Root Summed Square (RSS) fashion (since they have independent Gaussian distributions), resulting in the total jitter for the system. Practically, it is not possible to distinguish between the effects of the source jitter and those of the receiver jitter; one can only observe the combined effects.
The total jitter is measured in seconds and may also be characterized by a power spectral density centered around the clock's fundamental frequency. For this reason, when described in the frequency domain, jitter is Copyright © 2012 SciRes. POS Direct RF Sampling GNSS Receiver Design and Jitter Analysis 50 commonly referred to as phase noise. Details on exact conversion from jitter to phase noise can be found in [11] .
The effect of jitter on a sampled signal is the addition of noise to the sampled signal, thus reducing its Signalto-Noise Ratio (SNR). This is particularly important in a DRFS system for GNSS signals, since the high sampled frequencies (in the L-band portion of the electro-magnetic spectrum) render the SNR more susceptible to this jitter effect, as will be demonstrated below. The mathematical model itself was developed by [12] and is summarized here to provide a better understanding of the experimental results presented in Section 6.
For a Binary Phase Shift Keying signal, like the one generated by the GPS satellites for the GPA L1 C/A signal, the noise power generated by the jitter can be calculated using (1) as in [12] , namely:
where N τ is the noise power generated by the jitter, f c is the carrier frequency of the GNSS signal at ADC input, f d is the BPSK data frequency, σ τ is the total system jitter and A is the constant carrier amplitude of the incoming BPSK signal at the ADC input. Equation (1) clearly shows that a higher sampling frequency will result in a higher noise power generated by the jitter. Using the jitter as the only noise source, one can calculate the Signal to Jitter Ratio (SJR) of the sampled signal. The total signal power (S) is considered to be the signal's carrier power (A 2 /2) while the noise power is expressed by N τ from (1), leading to the following expression for the SJR:
To constrain the power of the noise generated by the jitter, [12] proposes to limit the jitter noise power to 10 dB below that of the thermal noise (N th ) so that its effects can be neglected. This constraint is written as follows:
According to [10] , jitter will have more effect on the channel that conveys the GNSS data itself (as opposed, for example, to the dataless channel that conveys a pilot signal). Hence, a noise bandwidth B d , equal to that of the GNSS signal (i.e. twice that of the GNSS data, given the double sideband spectrum), is used to calculate the thermal noise power (yielding kTB d [12] ). Using the SJR definition of (2) and solving for σ τ , the jitter constraint is expressed by:
where k is the Bolztmann constant (1.38 × 10
) and T is the noise temperature of the GNSS receiver.
The constraint given by (4) can be considered as a design parameter for a GNSS DRFS receiver. As a numerical example, the values presented in Table 3 are used in (4) to calculate the maximum allowable jitter for the GPS L1 C/A signal. The result of this calculation is a jitter limit of 1.72 ps.
However, it is yet to be proven experimentally that the jitter limit expressed by (4) (i.e. 1.72 ps in this numerical example) actually results in the jitter having no contribution to the SNR of the GNSS signal. The DRFS front-end described in this article was designed for a significantly lower total jitter in order to have a good reference in assessing the effects of intentionally degraded sampling jitter on the GNSS signals. A critical part of the proposed architecture is the analog-to-digital converter (ADC) and therefore a high frequency ADC from Atmel, the AT84AS004, was selected for this function because of its very low jitter (0.15 ps). The DRFS prototype was tested and analyzed in 2009 and presented in [21] . The signal's demodulation and the data processing that follows are realized within the RxGNSS, which uses the Lyrtech VHS-ADC development board. This board, connected to a Personal Computer (PC) through a Compact PCI bus, includes a Virtex 4 FPGA from Xilinx as well as analog-to-digital converters and digital input/output interfaces. The GNSS data processing implemented in the RxGNSS was developed at the LACIME laboratory in the form of a Software Defined Radio. The FPGA demodulates 12 GPS channels in parallel with a 60 MHz clock frequency. A Microblaze microcontroller, from Xilinx, then proceeds with the acquisition and tracking of the signals in real-time using early, prompt and late correlators and the classical phase and delay locked loops each of which using a numerically controlled oscillator. Table 3 . GPS L1 C/A parameters for maximum jitter constraint.
on the GPS L1 frequency. Hence, only the GPS L1 C/A signal was tested in real-time. The complete architecture of the DRFS prototype is shown in Figure 3 with the parts identified.
The architecture itself is similar to the one presented in [22] and is presented in detail in [4] .
The GNSS signal processing in the RxGNSS is constantly evolving to provide better performances and to support new signals and modulation schemes with the help of a recently patented universal GNSS tracking channel [23, 24] .
The GPS L1 C/A signal is first captured by a GPS-704X NovAtel antenna before being amplified by a 30 dB wideband gain Low Noise Amplifier (LNA) from Hittite, having a 1.3 dB noise figure. Then, the signal passes through a series of wideband Gain Block Amplifiers (GBA) and narrowband filters to reject out-of-band signals. Each of the GBA (from Avago Technologies) provides 22 dB of gain from DC to 3.5 GHz. The filters (from RFM Inc.) have a 15.3 MHz bandwidth (3 dB) and a center frequency equal to that of the GPS L1 C/A signal, i.e. 1575.42 MHz. Although this 3 dB cut-off bandwidth is narrower that the 20.46 MHz full GPS information band (Table 1) , it is appropriate for the purpose of our experiments, since most of the GPS L1 information is concentrated within a 2.046 MHz band across the center frequency [22] .
RF Design Description
The design of a DRFS front-end for GNSS signals is very challenging for various reasons. At the user level altitude, GNSS signals have a power below that of the thermal noise (−158.5 dBW for the GPS L1 C/A signal) and the consequences of this are twofold. First, it implies that the signals are more sensitive to the noise generated by the receivers, so it is mandatory to keep the receiver's noise figure as low as possible.
Second, for the sampled signal amplitude to cover the full input range of the ADC, the gain required is on the order of 100 dB. This high gain can only be achieved by cascading multiple amplifiers, which can lead to instability. Filtering is another challenging topic in DRFS receiver design. The architecture allows sampling over a very wide bandwidth, and unwanted signals outside that bandwidth might be aliased onto the desired signals through the sampling process. Therefore, wideband filters with good rejection and low insertion loss are required.
The last amplifier is a wideband Variable Gain Amplifier (VGA) (from Hittite) with a gain that can be set through digital control lines from −13.5 dB to +18 dB in steps of 0.5 dB. The VGA is required to adjust the power level at the input of the ADC so that it is not overrun while keeping a good bit resolution on the signal.
The ADC (the AT84AS004 from Atmel) then samples the GPS L1 C/A signal at a rate of 300 MHz (according to a band-pass sampling scheme) before transferring the digitalized data in parallel to an FPGA. More details on the digital design of the FPGA are provided in Section 5.
The DRFS prototype was designed with the future objective of capturing all the GNSS signals in L-Band. In fact, all the components have been selected to achieve this long term objective except for the filters, which for this initial study were chosen to be narrowband centered substrates (from Rogers Corporation) along with matching and power supply circuits. The high gain of the amplification chain can result in feedback from one amplifier to another and then lead to instability of the whole amplification chain. In the current design, a spatial isolation between the various amplifiers is realized by packaging them individually in separate aluminum casings with SMA connectors. This RF front-end is thus heavier and bulkier, but this approach eliminates any radiating and conducting interference. Figure 4 shows the LNA in its aluminum casing, as an illustrative example. Future work on the prototype includes the implementation of the amplification chain on a single RF substrate, which will require a careful design to avoid feedback between the amplifiers. The use of attenuators, or even isolators, between the amplification stages as well as filtering of the power circuitry will be considered.
Each building block was fabricated and its scattering parameters were measured. Using the Advanced Design System (ADS TM ) circuit simulator, a model of RF frontend was built where each block was represented by its measured parameters. The simulated model shows that, from the LNA input to the output of the last filter, the total gain can be adjusted between 71.4 dB and 102.0 dB with a noise figure of 1.52 dB (at maximum gain). The degradation of the noise figure from 1.3 dB (the LNA alone) to 1.52 dB is first due to the losses from the LNA assembly input to the chip itself (connector, trans-mission line and matching circuit). The noise figure of the GBA (3.5 dB), the filters (3.0 dB) and the VGA (6.75 dB) contribute very slightly to the total noise figure since the LNA has a high 30 dB gain. Figure 5 shows the result of the simulation.
The limitation of the current architecture to the GPS L1 signal is a result of the band-pass filters. A flexible architecture would require more complex filters in order to keep the G1 and the G2-5 GNSS bands while filtering the out-of-band noise between them. This could be realized through a wide band-pass filter in cascade with stop-band filters. Another approach would be the use of two diplexers; one to split and filter the two main GNSS bands and the other one to recombine them. None of these filters are currently available off-the-shelf and they both present serious design challenges that are beyond the scope of the proposed architecture at this stage. In addition, both designs would also have a higher insertion loss, leading to a potential lower sensitivity of the GNSS receiver.
Digital Signal Processing Design Description
The ADC (in Figure 3) samples the signal at 300 MHz, which is appropriate for the band-pass sampling of the 20.46 MHz bandwidth GPS L1 C/A signal, as explained in Section 2. Furthermore, the RxGNSS receiver has some interfacing constraints that require digital signal processing before the data can be demodulated. The ADC and the RxGNSS (in Figure 3 ) data characteristics are described in Table 4 . A Virtex 4 FX 12 evaluation board was used to implement the digital signal processing in VHDL. Its maximum operating frequency is high enough to accommodate the four 75 MHz data buses from the ADC. It has enough logic gates and Digital Signal Processor (DSP) blocks to perform the required processing, as it is demonstrated below. The design uses various DSP Cores, which can be described as building blocks in VHDL to help facilitate the design of basic functions. For instance, a First In First Out (FIFO) memory block was used in this implementation to capture the signal at various processing points within the FPGA.
Using a custom Visual Basic .NET interface, the samples are then transferred to a computer through a serial port and post-processed in Matlab to monitor the signal while it progresses through the FPGA. A real GPS L1 C/A signal acquired with this FIFO is shown in Figure  6 (a). This signal is centered at 75.42 MHz. The first step in the digital signal processing is motivated by the difference in center frequency of the GPS L1 C/A signal between the ADC and the RxGNSS. It requires a digital frequency down-conversion using a digital Local Oscillator (LO) of f IF1 -f IF2 = 60.42 MHz. However, the signal is split into 4 buses and the Virtex 4 FPGA is not fast enough to serialize them for the multiplication to take place. Therefore, a poly-phase digital down-conversion is implemented with four sine-wave generators (A, B, C and D) in DSP Cores, each generating their signal at a 75 MHz sampling rate. Sine-wave generator A is first multiplied with the first sample on the A bus, then sine-wave generator B is phase shifted to reproduce the time difference between samples on bus A and B, and so on for the other sine-wave generators.
The resulting LO of 60.42 MHz is presented in Figure  6 (b), taken from real-time data captured in the FPGA by the FIFO. After the frequency down-conversion, there is an image centered around 135.84 MHz but the relevant signal occupies roughly the first 30 MHz over the 150 MHz bandwidth as it can be seen in Figure 6(c) .
The second step is the conversion from a 300 MHz bus to a 60 MHz bus. The process of reducing the sampling frequency of a signal is called decimation. However, one cannot simply disregard one sample out of 5 to get the desired output sampling rate, as it would create aliasing of the signal. In fact, some filtering needs to take place before the decimation process to reduce the aliased noise in the desired signal.
The digital filter is also used to remove the image product of the digital down-conversion (see Figure 6(c) ). But it would not be efficient to filter 5 samples at 300 MHz and discard 4 of them. The solution is to split the signal in 5 phases, filter each of them at one fifth of the speed and sum the result to have a single sample at 60 MHz. This process is known as a factor 5 polyphase decimation as described in [25] . A 50 th order Finite Im- pulse Response (FIR) filter was implemented for the filtering, which used most of the DSP blocks available (design optimization is still possible but was not part of this study).
A lower order filter would have been sufficient but the goal of the prototype was to reduce the noise to its lowest level. The resulting output of the polyphase decimation is presented in Figure 6(d) and the complete digital architecture is presented in Figure 7 . The demultiplexer is used solely to convert the 4 buses at 75 MHz to 5 buses at 60 MHz (the total data rate is conserved) in order to use the factor 5 polyphase decimator.
The use of poly-phase signal processing results in a higher complexity in the digital design by duplicating every process for each signal phase and adding overhead to deal with each of those phases. For instance, the polyphase down-conversion necessitates four digital sinewave generators instead of one for a single-phase design. However, the reduction of the total number of DSP blocks due to the poly-phase filtering results, overall, in a more gate efficient design. Furthermore, the single phase signal processing, which would be at 300 MHz, would not be feasible with low grade FPGAs such as the one used for this prototype.
The implementation of the digital signal processing in an FPGA gives full flexibility to the proposed prototype. To capture the other GNSS band located in G1 and G2-5, the architecture of Figure 7 would be duplicated for each different band's center frequency. The input data would have the same source and only the sine-wave generator's frequency would be different for each center frequency so that each of the captured bands is centered around 15 MHz after the digital down-conversion. As calculated in Section 2, a sampling frequency of 1080 MHz would be required to capture all the GNSS bands and this represents a significant challenge in terms of digital signal processing design. The maximum clock frequency at which the FPGA can process the signals as well as the number of DSP blocks and gates available are the main limiting factors. However, FPGA performances evolve rapidly and mass market devices are readily available to achieve such challenging processing.
In addition, while the DRSF front-end is transparent to the modulation format or the code length of the various GNSS signals, the RxGNSS would also need modifications in order to demodulate and process all of the new bands.
Experimental Measurement Results and Analysis
DRFS Prototype Validation Measurements
In order to validate the DRFS prototype design, a functional test was performed by connecting the DRFS architecture of Figure 3 to the RxGNSS as shown in Figure 8 . A real GPS signal was captured by a GPS-704X Novatel antenna (installed on the roof of the university campus) and was pre-amplified by an LNA before being subjected to losses through the long cables between the roof-top antenna and the LNA in the receiver chain of Figure 3 . The signal is then equally split to feed both a Novatel DL-4 Plus receiver and the DRFS prototype. In this configuration, the Novatel receiver is used to confirm the presence of the GPS signal for the duration of the test and to compare the performance of the two architectures. The interconnecting circuit is a simple passive printed circuit board (PCB) used to connect the ADC output ports to the right input ports of the FPGA. A Symmetricom 8040 rubidium 10 MHz frequency reference is used for both the DRFS prototype and the RxGNSS in order to eliminate the clock drift between the two. Three power supplies generate the various voltages required to power the RF amplification chain and the ADC. The position of the roof-top antenna was previously determined precisely using the Novatel DL-4 plus receiver over a long period of time, yielding the values presented in Table 5 .
For the validation test, the RxGNSS recorded more than 15 hours of the Position, Velocity and Time (PVT) solution. This data was then compared with previously acquired data from the RxGNSS using a conventional superheterodyne front-end. The conventional front-end used an analog LO derived from a 10 MHz reference signal with slightly better phase noise than the one used for the DRFS test. Figure 9 illustrates the two dimensional position in terms of North-South error and EastWest error for both front-ends while Table 6 groups the average and the standard deviation of the various errors.
The horizontal error is calculated trigonometrically using the well-known square root of the sum of the square of the North-South and East-West errors. The difference is calculated by subtracting the standard deviation of the superheterodyne front-end from the one of the DRFS front-end and dividing the result by the standard deviation of the superheterodyne front-end, which is Table 6 , the accuracy of the DRFS front-end is slightly better than that of the conventional superheterodyne front-end. The improvement is in the order of 14% for the standard deviation of the horizontal error. Those results are more perti- Table 5 . ment in the context of measuring a trend in relative terms, rather than absolute terms, considering the fact that the two front-ends are difficult to compare because of their significantly different architecture. Nevertheless, our validation test demonstrated that a DRFS front-end can provide similar position accuracy when compared to a conventional superheterodyne front-end.
Jitter Effects Measurements and Analysis
The second part of the testing aims at verifying the assumption made in Section 3 regarding the maximum sampling jitter of a DRFS architecture. For the GPS L1 C/A signal, the maximum jitter was calculated using the parameters in Table 3 and found to be 1.72 ps. However, a proper real time test has to be performed to ensure this limit is sufficient. For this purpose, the test bench of Figure 10 was used. This bench is similar to the one used for the validation test except for two aspects.
First, the ADC clock's phase noise is made adjustable by combining the 300 MHz sampling clock signal with Gaussian noise signal generated by a wideband noise source (NoiseCom NC 6108). The noise power is set manually with attenuators having insertion losses from 0 dB to 60 dB. The equivalent jitter of each of these attenuation steps is calibrated with the Agilent E5052 signal source analyzer, which is capable of measuring noise power around a carrier from 1 Hz to 40 MHz. This technique that uses a noise source is similar to the one described in [26] . However, instead of using a phase modulator, a simple RF power combiner adds wideband voltage noise on the clock signal, effectively adding noise power density around its center frequency.
Thus, the twelve different sampling jitters values listed in Table 7 were used in this analysis of the jitter effects. It should be noted that the 33 dB attenuation corresponds to the jitter that is closest to the 1.72 ps limit. Also, the ADC intrinsic jitter (0.15 ps) is included in those values.
Second, instead of capturing a real GPS signal with an antenna, the GPS simulator STR4500 from Spirent simulates a GPS signal with the characteristics specified in the different tests below.
First Jitter Effects Verification: Correlation
Peak Measurements The first jitter effect verification was performed using only the DRFS prototype (i.e. without connecting the RxGNSS) by capturing the data in the FIFO imple- mented within the FPGA as described in Section 5. In this test, the effect of the sampling clock jitter alone on the DRFS prototype (i.e. excluding any other source of performance degradation) is evaluated by observing the loss in the amplitude of the correlation peak of the GPS L1 C/A signal. For each measurement, 2 ms of GPS signal at a sampling rate of 60 MHz over 4 bits is transferred to the computer using a serial port. Longer data segments would have produced betters results but the FIFO cannot handle more data due the FPGA size used for the prototype. Then, Matlab TM functions were used to process the samples by performing a Fast Fourrier Transform (FFT) correlation on one PRN period and identifying the code delay leading to the highest correlation peak.
In order to observe the effect of the sampling clock jitter only, a static receiver scenario was configured in the simulator. Moreover, to avoid dealing with Doppler uncertainties and with secondary correlation peaks, a single GPS satellite was simulated in a GEO orbit at 0˚ W. With these parameters, only the PRN code delay is unknown when searching for the PRN's correlation peak. The carrier to noise power density ratio (C/N 0 ) was varied from 50 dB·Hz down to 35 dB·Hz with 5 dB steps and the jitter was varied according to the values of Table  7 using coaxial attenuators. For each C/N 0 and clock jitter combination, 100 measurements of 2 ms were captured and the amplitude of the correlation peak was monitored. The 100 measurements were averaged to obtain a good statistical distribution. Table 8 and Figure 11 present the jitter effects measurement results for each C/N 0 and clock jitter combination in the form of a correlation peak's amplitude loss (in dB) relative to the reference clock jitter (with the noise source OFF). The simulated GEO satellite orbit along with the static receiver scenario means that the GPS signal's carrier has a Doppler shift of 0 Hz. Therefore, after the FFT correlation process, the correlation peak is located in the 0 Hz Doppler bin. If the highest correlation value is located in another Doppler bin, the measurement is a false detection and is due to the surrounding noise power being higher than the real correlation peak. All the false detections found in the 100 measurement are removed from the average.
The first conclusion from these results is that a sampling clock jitter lower than 5 ps does not have a significant effect on the correlation peak's amplitude. This confirms what was assumed theoretically in Section 3, i.e. when the sampling jitter is limited so as to maintain a jitter related noise that is at least 10 dB lower than the thermal noise, the jitter has a negligible effect on the quality of the signal detection. Therefore, when receiving the GPS L1 C/A signal, the 1.72 ps sampling jitter limit derived from (4) is sufficient, with enough margin. Beyond the 5 ps sampling jitter point, the correlation peak's amplitude starts dropping as the sampling jitter increases (see Figure 11) .
The four C/N 0 cases behave similarly, except for the 35 dB·Hz which has a smoother slope. The latter case is due to the amount of false detections in the 100 measurements (up to 84% depending on the sampling jitter), as can be expected with a poor C/N 0 condition. This means that only the highest correlation peaks are used in the average calculation, leading to an artificially higher correlation peak amplitude. The number of false detections is greater for the highest sampling jitter and the lower C/N 0 . In fact, the 42.71 ps sampling jitter is so high that no valid correlation peak (in the 0 Hz Doppler bin) is detected in more than 95% of the measurements.
Second Jitter Effects Verification: Position
Accuracy and C/N 0 Measurements The second jitter effect verification was performed this time with the RxGNSS connected and by simulating a true GPS constellation with a static receiver. In this test, the effect of the sampling clock jitter through the entire receiver (including the RxGNSS block of Figure 10 ) was evaluated by observing the error in the relative position of the receiver as well as the degradation of the C/N 0 as calculated by the algorithm of the RxGNSS block. For the same C/N 0 and sampling jitter combinations previously used, the RxGNSS recorded the PVT solution as well as a C/N 0 estimation for a period of one hour. It should be noted that the C/N 0 estimation from the RxGNSS block differed slightly from the adjusted C/N 0 on the Spirent simulator but since only the degradation of the C/N 0 is of interest, this difference has no impact on the analysis. The relative position errors and the estimated C/N 0 were averaged over this period and the simulation scenario was restarted for each combination. The processed results of those measurements are presented in Table 9 and Figure 12 for the horizontal error standard deviation and in Table 10 and Figure 13 for the C/N 0 estimation. The conclusions drawn from this second sampling jitter effects analysis are similar to the first measurements on the correlation peak's amplitude. From Figure 12 , one can see that a sampling clock jitter lower than 5 ps does not significantly affect the horizontal error standard deviation nor the C/N 0 estimation. From 5 ps and above, the horizontal error standard deviation degrades slowly and the C/N 0 decreases rapidly. For instance, even a strong signal at 50 dB·Hz sees its C/N 0 reduced by about 4 dB when subject to a sampling clock jitter of around 30 ps. These results demonstrate that there is a strong correlation between the sampling clock jitter and the accuracy of a GPS receiver.
Moreover, the noise added to the receiver by the sampling clock is significant for certain values of sampling clock jitter, as it can be observed in the C/N 0 estimation. As for the effect on the correlation peak, the results show that the four simulated C/N 0 result in similar behavior, except for the 35 dB·Hz case where the solution becomes unstable from a sampling clock jitter of 21.11 ps. In fact, the receiver is having difficulty tracking the GPS signal because the C/N 0 is very low. Furthermore, using a sampling clock jitter higher than 34.01 ps on the current DRFS prototype leads to an unusable architecture. The RxGNSS receiver cannot track any signal and this is due to the ADC which produces erratic data outputs as well as a non-periodic Data Ready signal to the FPGA. Position accuracy is the basic and the most widely used performance metric of a GNSS receiver. For highend receivers requiring very high accuracy, the phase of the GNSS carrier is measured and refines the pseudorange position estimation. The jitter effects on the carrier phase is thus of great interest and is the next step forward to validate the jitter limits set by [12] . Studies on this subject are ongoing at the LACIME Laboratory using double difference measurements, the second measurement coming from a NovAtel DL-4 Plus receiver, and will be the subject of a future publication.
Conclusions
The prototype presented in this paper may be seen as a first step towards the realization of a universal GNSS front-end. The paper shows that such a universal architecture may bring significant valuable benefits for future versions of compact universal GNSS receivers. This GNSS receiver is expected to receive and demodulate the signals from various positioning systems, thus gaining in
